Abstract-Smart Power IC integrating high voltage devices with low voltage control blocks becomes more and more popular in automotive industry recently. Minority carriers injected into the substrate during switching of high power stages cause malfunction of sensitive nearby low voltage devices. Sometimes this may be destructive due to the presence of triggered latch up. The minority carriers propagation is extremely hard to model and difficult to predict using existing commercial standard design flow. In this paper, we propose a Computer-Aided-Design solution to characterise the substrate vertical and lateral parasitic for Smart Power IC in automotive applications. Investigation of complex benchmark structures is presented. SPICE simulations are performed for extracted 3D substrate netlist and compared to measurements. Good fitting between simulation and measurement validates the effectiveness and accuracy of the proposed CAD tool.
I. INTRODUCTION
Automotive applications requires more and more integration of high voltage (HV) power devices together with low voltage (LV) power control blocks. This integration on a single substrate leads to the development of a new category of integrated circuit (IC), the Smart Power IC [1] .
In a typical Smart Power IC, the power switch, the control logic and sensor circuits operate at different voltage levels and temperatures. In such devices, induced substrate coupling noise becomes a critical issue due to switching of the power stages. During switching, parasitic substrate currents consisting of electrons and holes lead to a local shift of the substrate potential that can reach hundreds of millivolts. This is due to the typical presence of inductive loads which can cause forward/reverse biasing of diode junctions during switching with consequent triggering of parasitic bipolar junction transistor (BJTs). As a result, current paths driven by propagation of electrons and holes in the substrate are collected by nearby sensitive analog and digital devices, even at long distance. Minority carriers injected into the substrate during switching of high power stages cause malfunction of sensitive nearby low voltage devices. Sometimes this may be destructive due to the presence of triggered latch up.
Standard industrial design flows do not take into account the minority carriers propagation in the substrate which is hard to model [2] . Technology Computer-Aided-Design (TCAD) tools [3] are considered as a powerful software to model the parasitic substrate coupling effect. However, TCAD applies finite-element method to numerically solve physical equations for 2D and 3D structures. This is usually time-consuming depending on the complexity of layout structures.
In the context of FP7 european AUTOMICS project [4] , a Computer-Aided-Design (CAD) tool is developed in order to predict the vertical and lateral parasitic substrate coupling for the industrial automotive applications. This is done by performing SPICE simulations rather than TCAD simulations.
The paper is organized as follows, in Section II a description of complex benchmark structure from ams AG is presented. In Section III EPFL devices used to model the substrate are introduced. In Section IV, parasitic substrate netlist extraction using 3D extraction methodology is described. In Section V, parameter extraction and model calibration process from AdMOS are discussed. Comparison between SPICE simulation of extracted substrate and measurements are shown in Section VI. Finally conclusion is drawn in Section VII.
II. INDUSTRIAL COMPLEX BENCHMARK STRUCTURE
Benchmark structure SUBCURR1 is one of the five structures of test-chip designed by ams AG. In this paper, we discuss and focus on the test structure that consists of five identical square n-wells inside P-substrate (diode). Each nwell area is 20µm times 20µm as shown in Figure 1 . The four leftmost n-well squares are not equally distant from fifth nwell. For this test, the fifth n-well is considered as the emitter. Each of the other wells is considered as the collector for the lateral NPN BJT. Collector currents vary depending on the ditance between emitting and collecting points.
III. COMPACT SUBSTRATE MODEL
Compact substrate model has been proposed in order to take into account the minority carriers propagation in circuit simulation [5] . The substrate model consists of special EPFL junction. An enhanced contact model for homo-junction has been developed to model the discontinuity between P/P+ and N/N+ homo-junctions [6] . The accuracy of the compact parasitic substrate model depends on the number of instantiated lumped elements in the extracted 3D substrate network. More lumped elements increase simulation time but remains significantly faster than TCAD simulation [7] .
IV. PARASITIC SUBSTRATE EXTRACTION
Within FP7 european project AUTOMICS, the goal is to develop the CAD framework which provides an automatic way to extract the substrate parasitic [8] . The proposed CAD is suitable for extracting industrial chip. Advanced meshing strategies are developed that produce optimised three dimensional mesh network. The idea is to focus on sensitive area in order to extract the minimum number of lumped elements which are:
• DN-PS (Deep N-well to P-substrate) diode
• DN resistor
To perform the extraction, we have defined a new extraction rule file including dedicated technology dependent rules, describing the layout cross-section inside the substrate. This file includes also designer selected rules: e.g. select a region to be extracted. We first consider the simple case of Figure 2 . It illustrates the deep n-well layer over the P-substrate involving the DN-PS diode. As an example, the rule file corresponding to the cross-section shown in Figure 2 is presented in listing 1. The P-substrate is divided into two slices which are separated by deep n-well: top one with depth of X1, and bottom one with depth of X2 interconnected with PS (p-substrate) resistances. The corresponding SPICE netlist is generated by the extraction. It is linked to the EPFL verilog-A model and is ready for simulation and/or back annotation of circuit netlist. It consists of all the extracted substrate parasitic components. Listing 2 shows the typical case of extracted components: The extraction tool provides optimised mesh network in xy directions which ensures the minimum number of parasitic components to be extracted. Here, we investigate the meshing in z-direction. In this section, several extractions based on the proposed meshing are discussed and their simulations are compared regarding accuracy and effectiveness.
A. Slices extraction strategies in z direction
In the following, we study three different strategies in the z direction:
• using two slices: considering only deep n-well over Psubstrate as presented in Figure 5a . This is illustrated by case #1 to #4 as shown in Table I .
• using three slices: considering deep n-well and an additional slice in P-substrate as presented in Figure 5b . This is illustrated by case #5 as shown in Table I .
• using four slices: considering deep n-well, deep p-well and an additional slice in P-substrate as presented in Figure 5c . This is illustrated by case #6 as shown in Table I .
Experiments are performed to compare these strategies. Table I summarizes the values used for the extraction and simulation. 200.0 4 dp dn-dp 10 190-dn Consider first the two slices strategy, as presented in Figure 5a . Four different values of P-substrate thickness are taken into account: 22.0µm, 50.0µm, then 100.0µm and 200.0µm (See table I from case one to four). Since X1 (thickness of Deep n-well) is kept constant, in all cases, then depth X2 is the key parameter of these four different cases. A DC sweep (from -0.2V to -1.2V) analysis is performed, using PAD number five as input, and P-substrate biased at ground. Collected current at PAD number four is monitored by SPICE simulations. Simulation results are compared to measurement in Figure 6 . As thickness of P-substrate increases (blue curve to red curve), the simulated collected current decreases, which indeed makes sense since the vertical resistances connecting top slice to bottom slice increase with the thickness of bottom slice. More resistivity causes less diffusion of minority carriers through substrate. In addition, as thickness of P-substrate increases (blue curve to red curve), the accuracy to measurement decreases.
Consider now the three slices strategy, as presented in Figure 5b . It is compared to case number four: the same thickness of P-substrate (200.0µm) is used, while an additional slice with thickness of 10.0µm is cut from bottom slice. With an additional slice in P-substrate region, a new path for minority carrier diffusion is introduced thus increasing the current collected at PAD number four, which is illustrated in Figure 7 (green curve compare to red curve).
Consider now the four slices strategy, as presented in Figure 5c . We take into account the deep p-well into extraction, thus adding the DP (deep p-well) resistance in substrate parasitic netlist. Green resistance symbol represents DP resistance as shown in Figure 5c , where top slice is split into two slices. SPICE simulation results are added in Figure 7 to compare with previous case. Results in Figure 7 show that extraction of deep p-well did not help in this test case to increase Table II .
Comparing case one to six versus measurements, case number five, using three slices strategy is the best one for substrate modeling of this benchmark structure. The accuracy increases by adding an additional slice in P-substrate region close to PN junction.
B. Simulation results of SUBCURR1 structure
In this subsection, we use the three slices strategy as presented in previous subsection. We analyze the SUBCURR1 structure by repeating the same experiment for all the PADs of benchmark structure. Emitting current at PAD number five and collecting currents at PAD number one to number four respectively (collecting PAD is biased to ground and others are floating). Figure 8 shows SPICE simulations versus measurements at different collectors (PAD four to PAD one from top to bottom). Results in Figure 8 shows how the parasitic lateral NPN currents behaviour depends on the distance between emitter and collector. Good fitting of SPICE simulation with measurement validates the extracted equivalent substrate netlist, provided by the three slices strategy in different cases.
Dedicated parasitic substrate extraction tool gives a simple and efficient way to model the target industrial benchmark structure in order to investigate substrate coupling behaviours. Accuracy investigations based on slices strategy found out the key parameter to increase extraction accuracy, while keeping simulation time considerably lower than TCAD simulation.
VII. CONCLUSION
Parasitic substrate modelling solution with integrated Computer-Aided-Design (CAD) framework has been presented in this paper. Industrial benchmark structure was considered as a case study. Focusing on four identical n-well collectors with different spacing to a n-well emitter, enabled to model different lateral NPN bipolar regarding distance variation. Compact parasitic substrate models consisting of EPFL resistor, EPFL diode and EPFL homo-junction contact are used in this work. Model calibration is applied for different devices in substrate models with different geometrical orientation and technological process. The substrate is modeled by a netlist instantiating those different types of devices. Investigations on accuracy of three dimensional netlist identified the key parameter to increase the accuracy in view of extraction. Results showed a good fitting between simulation of extracted netlist and measurement. Accuracy and reliable results validate the extraction tool and shows the usability for automotive industry. 
